Clustered Voltage Scaling

نویسنده

  • Massimo Poncino
چکیده

Clustered voltage scaling is a power reducing method which does not affect the overall system performance. The main idea is to run gates on a non-critical path by a low-voltage supply. Since low-voltage gates are not able to drive high-voltage gates, level-converters are needed. In order to reduce the number of level-converters, which may cancel out the power savings, they are arranged in a cluster just before a latch. First, a non-critical path is identified. Then the gates (starting at the end of the path) are replaced by low-voltage gates. If the path is still uncritical, more gates can be replaced. A main advantage of placing the low-voltage gates in front of a latch is that the level converters can be combined with the latch, leading to a latch with level-conversion function (LCF) [1]. Strategies for clustered voltage scaling can be found in [1] and [2].

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Implementation of a 32-bit ARM Processor Using Dual Power Supplies and Dual Threshold Voltages

With the explosion of portable electronic devices, power efficient processors have become increasingly important. In this paper we present a set of circuit techniques to implement a 32-bit low-power ARM processor, found commonly in embedded systems, using a six metal layer 0.18 m TSMC process. Our methodology is based on Clustered Voltage Scaling (CVS) and dual-Vth techniques aiming to reduce b...

متن کامل

Low Power Level Converting Flip-flop Design by Using Conditional Discharge Technique

Clustered Voltage Scaling (CVS) is an effective way to reduce power consumption in digital integrated circuits. Level-converting flip-flops are the critical elements in the CVS scheme. A single edge implicit pulse-triggered level-converting flip-flop with a conditional clock technique is used in the existing system. It increases the data switching activity due to longer delay. So the power cons...

متن کامل

A novel low power and high speed double edge explicit pulse triggered level converter flip-flop

One of the effective ways to reduce power consumption is using clustered voltage scaling technique. The level converter flip-flop is needed to control static current when the block with Low Supply Voltage (VDDL) drives the block with High Supply Voltage (VDDH). One of the big challenges of design is that level converter flip-flop has low power and high speed. In this paper, pulse triggered leve...

متن کامل

Power-Aware Register Assignment for Multi-Banked Register Files

The multi-banked register file (MBRF) is an effective approach to reduce the complexity for a monolithic register file. In order to apply the multi-banked register file to a low-power microprocessor, we have to design a dynamic voltage scaling (DVS) approach for the MBRF to reduce its power consumption. However, when the temporary values are stored into an MBRF, their distributed storage locati...

متن کامل

Self-Precharging Flip-Flop (SPFF): A New Level Converting Flip-Flop

Clustered voltage scaling scheme is an effective method of power consumption reduction without performance degradation. One of the main issues in this scheme is performance and power penalties due to insertion of level converting flip-flops at the interface from low-supply to high supply clusters to simultaneously perform latching and level converting functions. A new level converting flip-flop...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006